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Abstract 
Associative or content addressable memories can be 
used for many computing applications. This paper dis- 
cusses fault modeling for the content addressable mem- 
ory (CAM) chips. Detailed examination of a single 
CAM cell is presented. A functional fault model for  a 
CAM architecture executing exact match derived from 
the single cell model is presented. Eficient testing 
strategy can be derived using the proposed fault model. 
1 Introduction 
Content-addressable memories (CAMs) are a class 
of memories in which data is accessed on the basis of 
content instead of data-location address. Such mem- 
ories are distributed-logic fine-grain parallel process- 
ing computational structures capable of supporting a 
wide range of numeric and non-numeric computational 
tasks [l, 21. Their computing power lies in their ability 
of accessing data based on content independent of the 
number of words that reside in the memory. Further- 
more, their regular and iterable structure makes them 
highly suitable for VLSI implementations that require 
intensive data management. CAMs have been used in 
applications such as memory management, database 
machines, image processing , and artificial intelligence. 
With the progress in the neural network technology , 
CAMs are also being used to solve pattern recognition 
problems [3, 41. 
In a CAM device implementing the exact-match op- 
eration, the memory is searched in parallel for words 
that exactly match an input word. In this type of 
CAM architecture, stored words are compared inde- 
pendently and simultaneously with the input word. 
While testing of static random access memories 
(SEAM) has received lot of attention, testing CAMs 
has not been addressed in detail. Testing algorithms 
for SRAMs have often been based on the fault model 
proposed by Nair, Thatte and Abraham [5]. In 
this model the SRAM structure is divided into three 
blocks; the memory array, the address decoder, and 
the Read/Write logic. Defects in address decoder and 
the Read/Write logic are mapped onto functionally 
equivalent faults in the memory array. This model 
has the advantage that all faults can be considered to 
be in the memory array. Fault modeling for a single 
SRAM cell has been done at  the the layout level and 
extraction to the transistor level using the Inductive 
Fault Analysis (IFA) [6] 
Several testing algorithms for CAM have been re- 
ported. A simple testing methodology for to test only 
for stuck-at faults in the Motorola Memory Manage- 
ment Unit MC68851 was given in [7]. The design for 
testability approach in [8] can detect complex pattern 
sensitive faults in addition to the stuck-at faults. Test- 
ing can be further enhanced with the aid of good func- 
tional fault model of the CAM architecture, similar to 
that of RAM architecture derived in [5]. In this pa- 
per, we investigate the detailed fault model for the 
CAM cell. All possible shorts and transistor stuck- 
on/open faults are considered. Using this fault model, 
the functional fault model for a CAM architecture ex- 
ecuting exact match is derived such that all faults in 
the prephiral registers are mapped onto the CAM ar- 
ray. 
2 The CAM architecture 
The principal characteristic of the fully parallel 
CAM architecture is the capability to process data 
simultaneously. Figure 1 shows the architecture of a 
CAM that executes the exact match [9]. In this ar- 
chitecture the processing logic hardware is included 
in each memory bit cell. This allows all the bits in 
the memory to be interrogated simultaneously. This 
architecture has four main functions. The write func- 
tion stores data in unused word locations. The read 
function returns the data associated with the matched 
word. This operation is similar to a read opera- 
tion in the conventional RAM. The match function 
searches through the stored words in parallel for a 
match against an input word, indicating whether a 
match has been found. To address the memory by 
data content, the comparand data word is placed on 
the input data register. Before any data interrogation 
takes place, the input word can be masked in any arbi- 
trary bit positions. The masked bits are excluded from 
any participation in the memory interrogation process. 
Input word masking allows the search for stored data 
that meets only partial information of the input data. 
Once the memory is interrogated, the stored words 
that meet the input criteria will have its match-line 
active and the corresponding response flag bit is set 
to logic 1. Thus in one cycle the memory is accessed 
and the result is Iatchzd in the response flag register. 
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The fourth function is the garbage collection function 
which indicates whether the word location is empty 
or not from among empty word locations. Thus input 
data may be automatically written in the cell array 
without any address handling for garbage word loca- 
tions. 
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Figure 1: The CAM architecture 
3 Detailed examination of the CAM 
A CAM cell that is widely used is shown in Figure 2. 
It consists of a storage cell, which is basically a RAM 
cell and the comparison logic for performing match 
operation. Transistors T1-T6 constitute the storage 
cell, while T 7  and T8 implement the XOR function. 
Transistor T9 provides the discharge path for the word 
match-line in case of a mismatch. The word match- 
line functions as a wired AND gate with the match 
lines from each cell in the word as inputs. The func- 
tional behavior of the CAM cell is summarized as given 
in table 1. The word-select line is asserted only when 
a read/write operation to  the RAM is desired. For ex- 
ecution of a match operation, t8he input data and its 
complements are placed on the bit and bit lines respec- 
tively. A comparison between the input bit and the 
stored bit is performed by the exclusive-OR function. 
If the input bit does not match the stored bit, the 
BM (bi t  - match) line will force the word match-line 
(initially set high by a pullup) to  go low. Otherwise 
the word match-line will stay high. The word-match 
line for a given word will be pulled low if any bit in 
the word does not match the corresponding bit in the 
input data word. Therefore, the word match-line re- 
mains high only when all the bits in the word match 
perfectly with the bits in the input data word. 
Detailed examination of the storage part (RAM 
cell) indicates that most shorts between single lines 
cell 
cause some type of coupling [lo]. It can be either bit 
coupling, bit coupling, word coupling, or coupling in- 
volving bit and word lines or bit and word lines [lo]. 
The observations made at the bit and bit lines during 
the read operation are shown in table 2.  The BM 
( M B  line is active (i.e. low) if the match with a 
the participating bits in the word match. This cell 
is designed such that the two pull-up transistors of 
the cross-coupled inverters have minimum size to  re- 
tain charge lost due to  leakage current. On the other 
hand, the pull-down transistors are chosen to  be two 
or three times stronger than the pass transistors in 
order to  avoid charge sharing during read operation. 
This causes ‘0’ to dominate over ‘1’ when two lines of 
different logical values are shorted. 
speci -2 c bit occurs, the word match-line is active if all 
RAM word select (WL) 
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Figure 2: The exact match CAM cell 
Table 1: Functional behavior of the CAM cell 
W= Word-select line, S=state of the cell 
Some faults such as a short between V D ~  and word 
line cause logic retention failures. This fault causes 
the word to  be always accessed, therefore after the 
write operation the cell changes its state and the cell 
is unable to  retain the logic value written into the cell. 
Such non-retention faults are modeled as NRO/l. NR- 
1 0 means that the cell changes its value after writing 
l [ O {  and no longer contains l ( 0 ) .  Stuck-open faults in 
the pull-up transistors of the cross-coupled inverters 
do not change the functional behavior of the cell but 
reduces the capability of retaining stored values in the 
cell. Most shorts cause abnormal I D D Q .  
In examining the CAM cell, we assume that if 
the storage cell is faulty the comparison part is fault 
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free and vise-versa. This assumption is necessary to 
avoid considering multiple faults in two different logi- 
cal parts. The design of the storage cell is assumed to  
be such that 0 dominates in case of shorts. The ob- 
servations are made by examining the the state of the 
BM line during the match operation. The M(x) used 
below refers to  matching operation of a logic x with 
the stored bit in the cell. M(x) is true (matching) if 
BM = 0, and false (mismatch) if BM = 1. 
The following definitions are used to  characterize 
the behavior of the faulty CAM cell. 
1: The state of the CAM cell is defined as S (SE ( 0 , l ) )  
where S is the logic value of node labeled S (figure 2). 
2: The CAM cell is said to  be a lways  m a t c h e d ,  if the 
match operation results in BM = 0 irrespective of the 
state of the CAM. 
3: The cell is said to  be a lways  m z s m a t c h e d ,  i f B M  = 1 
irrespective of the match operand and the state of the 
CAM cell. 
4: The cell is said to be p a r t l y  m a t c h e d  if the match 
operation results in BM = 0 while the storage cell 
contains logic x,  and in BM = 1 if the storage cell 
contains logic z. 
5 :  The CAM cell is said to  be condataonally m a t c h e d  if 
it provides the proper results for the match operation 
for a logic value, but not for its complementary. CM- 
l(0) refers to  conditionally matched l(0). 
Definition 5 describes a class of faulty behaviors 
where the storage cell is unable to  store the logic value 
written to the cell. Consider the fault where the stor- 
age cell fails to  store logic 0 but stores logic 1 prop- 
erly. The match operation after writing 1 is performed 
properly, while after writing 0 to  the cell, M( 1) is true 
and M(0) is false. Hence M(l)  is always matched ir- 
respective of the logic written to the storage cell and 
M(0) is false when the storage cell fails to store logic 
0. An example of such a failure is the short between 
the V d d  and the bit line. This fault makes the bi t  line 
always high and the storage cell always stores 1, i.e. 
the storage cell is SA1. Then BM line is always low 
when matching 1 and high when matching 0. Table 
3 shows all possible shorts in the storage cell and its 
effects on the CAM match-line. 
The effects of faults in the comparison logic are con- 
sidered assuming fault free storage cell. Possible line 
shorts and transistor stuck-on/open faults are shown 
in table 4. Most faults in this part do not affect the 
writing operations, i.e. writing and storing data in 
the storage cell is proper. This means that the value 
at  bit and bit during the read cycle is proper. This 
implies that cell will show fault-free behavior during 
the read operation. Some faults cause improper writ- 
ing of data. An example is the short between V,, and 
B M  line. This fault causes the storage cell to  always 
store logic 1, i.e. the cell is SA1. Other shorts involv- 
ing nodes S, of the storage cell and BM line cause 
improper writing to the storage cell, which is depen- 
dent on the logical states of the shorted lines. Hence 
matching of 1 and 0 can be improper, and such behav- 
ior is termed as complex/andeiermanate.  The effects 
of shorts involving bit, 68 and the BM lines can be 
-
Fault 
Short:bit - BM 
Short:= - BM 
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Write 
0 1  
J J  
J J  
termed cond i t iona l l y  m a t c h e d  operation. With such 
faults, writing to the storage cell is proper and the 
storage cell stores the written logic properly. However 
the comparison is not performed properly. Consider 
the short between bit and BM lines. This causes& 
signal of bit to  dominate over the signal of the B M  
line. The match operation is properly performed if 
the storage cell contains 0. However if the storage 
cell contains 1, M(0) is true and M( l )  is false. Shorts 
involving the storage nodes of the storage cell S ,  
and the BM line show that the cell is p a r t l y  m a t c h e d  
depending on the state of the storage node. Com- 
plex/indeterminate behavior is observed due to the 0 
dominance, which as a result could make the state of 
the match-line very much dependent on previous val- 
ues stored in the cell. 
From tables 3 and 4, functional fault model for the 
CAM cell can be summarized as given in table 5. In 
this table, failures in the RAM cell and in the compar- 
ison logic can be mapped onto functional description 
during the match operation by observing the match- 
line. 
Table 4: Behavior of the CAM cell under comparison 
short:S - bit 
Short:S - bil 
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complex/ indeterminate  
cell is  always mismatched 
cell is m a t c h e d  
C-MO 
C - M l  
C - M l  
C-MO 
cell is alwaya matched 
cell a l w s y s  mismatched 
4 Functional fault model for CAM ar- 
chitecture 
The CAM architecture in Figure 1 can be schemat- 
ically described as an array of CAM cells supported 
by bit-column logic corresponding to the data and 
mask registers and word row logic corresponding to 
the word operation block that consists of the response 
flag registers, encoding/decoding address register , and 
other registers. Functional fault model for RAM ar- 
chitecture has been successfully applied by mapping 
defects in the peripheral logic onto functionally equiv- 
alent faults in the memory array. The observations 
are made according to  the states of the bit and bit 
lines during the read operation. This model has the 
advantage that all faults can be considered to be in 
the memory array [5]. For a CAM architecture we can 
consider a similar approach. 
Table 5: Functional fault model for the CAM cell 
c b & c b  
short between V , ,  and bit or bit 
coupling involving word line with 
/J Functional - fault in storage cell I 1  Effect on CAM U 
cell always matched 
cell always matched 
bit i i neo r  with node S C-M1 4 
n shorts between nodes S & S and B M  1 1  P-M n 
Examining the CAM cell under all possible faults 
show that most of the faults are mapped onto im- 
proper word match-line state during the match oper- 
ation. During the match operation comparand data 
is placed in the data and mask registers. Any faults 
in any of the latches of the registers or in the data 
lines feeding the CAM array will result in wrong word 
matching, i.e. a match is remarked for a wrong word 
that should not have been targeted. A fault in a CAM 
cell that is partly matched or conditionally matched 
can cause such a fault a t  the array level. A multi 
match may be observed due to  bit or bit coupling faults 
that cause more than one word to be remarked as a 
match. On the other hand, stuck-at faults in the re- 
sponse flag register can be also be shown as equivalent 
to the faults in the CAM array. 
Consider a match-line or a latch in the register to be 
stuck-at-1. This means that the match-line is pulled- 
up permanently, i.e. the word corresponding to  this 
match-line is always masked, which is equivalent to a 
fault in the CAM array. During the write operation, 
any fault in the flag response register or in any word 
operation block registers will cause writing to  a wrong 
word. This is equivalent to having a cell mismatch, 
i.e. the match-line always pulled-down if the the word 
that should have been targeted is to be compared. 
Therefore the effect a t  the CAM architecture level can 
be derived from the fault model of a single cell. Such 
effects can be summarized as a mismatch occurs for a 
word where a match would occur in fault free case, or 
a match occurs if a mismatch would occur in fault free 
case, or a match with incorrect words also occurs, in 
addition to the correct word. Hence this fault model 
allows to test only the CAM array assuming that the 
peripheral registers are fault-free. The applicability 
of this model is such that the response flag register is 
made observable, i.e. it can readable from the outside. 
The advantage of the cell fault model is that it pro- 
vides the ability to generate tests to detect cell level 
faults. Hence rather than writing an arbitrary word to 
a location and checking whether a match is observed 
for the same pattern, we can generate a specific pat- 
tern to test this as well as cover some cell level faults. 
5 Summary and Conclusion 
A detailed fault model for a CAM cell is presented. 
The model was derived by investigating the functional 
failures of the storage cell and the comparison logic. 
A functional fault model for CAM architecture exe- 
cuting exact match operation has been derived. The 
advantages of this model are similar to  the advantages 
of the Nair, Thate and Abraham model for the SRAM 
architectures. Many faults in the peripheral logic can 
be successfully mapped onto equivalent faults in the 
CAM array. This model can be extended for different 
CAM architectures that do not execute exact matches. 
Some of the coupling faults may not map into this 
model. They need to be studied separately. Develop- 
ing a general testing methodology for CAMS using the 
presented model is under investigation. 
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: '  Fault in RAM 1 :  bat' 1 bit* 1 Short:Vs,-bit ~i , H Short: I',,-word H 
Short:V,,-bzt ~ H ~ L 
- 
shor t  : Vdd- bit 
i ShOrt:Vdd-bit ' L ff 
Short:word-bit ~ H ' L 
Short:word-bit 1 L ' H 
- 
I Short:S - Vdd L 
Short: bit-bit - 
Short: S-word 
- Short :S - bit - 
, Shor t :S-  t'dd L H 
' Shor t :S-  V,, 1 ,  H L 
1 Short:S-word H H 
S h o r t : s - b i t  ~ - - ' T 1  Stuck-on 
T 1  stuck-open H L 
T2 stuck-on 
~ s 1 5 s 
T3 stuck-on 
T4 stuck-open 11 S 1 5 
T4 stuck-on i i  S 1 ' st uck-on L H  stuck-open H ~ L 
1~ T6 stuck-on 
I i  T6 stuck-open ; j  L 1 H 
T2 stuck-open ' I  -- 
'1'3 stuck-open ! H  
-- 1 -- 
x :  values d u r i n g  read ope ra t ion  
Effect on RAM array 
bit line low 
SA1 I bit line low 
SAX I word unaccessable 
- 
SA0 I 
NR 0/1 I word always accessed 
SA1 I Bit line high 
SA0 I b i t  line high - 
SA1 I cbw 
SA0 I cbw 




SAX I cw 
NR1 c b  
SA0 
SA1 
SAX I cw 
N RO Ci; 







degradation of stored ' 0 '  w ~ t h  time 
degradation of stored '1' with tlme 
fault-free 
fault-free 
degradation of stored '1' with time 





c b  
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Sh0rt:i.l - b i t  1 1  a 
Short:Vs, - b;t 
Short: word-i& 
Short:bit -bit 
Short:S - I/dd 
Short:S - 3 
Short :Sword 
Short:S - bit 
Short:z - Vdd I I  J 
Short:S - V,, 
Short:$-word 












































































































































Effect on CAM 
CAM s-a-x 
cell always matched 
cell always matched 





cell always mismatched 
C - M l  
C-MO 
cell always matched 
C-MO 
cell always matched 
C-MO 
C-M1 
C - M l  
cell always matched 























t :  values during match o p e r a t i o n  
J: o p e r a t i o n  is p r o p e r  
?: o p e r a t i o n  i s  i m p r o p e r  
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